Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems: Hybrid network-on-ch
Unified System Network Architecture: Flexible and Area-Efficient NoC Architecture with Multiple Ports and Cores
![Sensors | Free Full-Text | Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things Sensors | Free Full-Text | Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things](https://www.mdpi.com/sensors/sensors-20-05355/article_deploy/html/images/sensors-20-05355-g001.png)
Sensors | Free Full-Text | Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things
![ALPHA: A Learning-Enabled High-Performance Network-on-Chip Router Design for Heterogeneous Manycore Architectures ALPHA: A Learning-Enabled High-Performance Network-on-Chip Router Design for Heterogeneous Manycore Architectures](https://csdl-images.ieeecomputer.org/trans/su/2021/02/figures/li5-2981340.gif)
ALPHA: A Learning-Enabled High-Performance Network-on-Chip Router Design for Heterogeneous Manycore Architectures
![Electronics | Free Full-Text | Unified System Network Architecture: Flexible and Area-Efficient NoC Architecture with Multiple Ports and Cores | HTML Electronics | Free Full-Text | Unified System Network Architecture: Flexible and Area-Efficient NoC Architecture with Multiple Ports and Cores | HTML](https://www.mdpi.com/electronics/electronics-09-01316/article_deploy/html/images/electronics-09-01316-g001-550.jpg)
Electronics | Free Full-Text | Unified System Network Architecture: Flexible and Area-Efficient NoC Architecture with Multiple Ports and Cores | HTML
![Figure 4 from Reliability aware NoC router architecture using input channel buffer sharing | Semantic Scholar Figure 4 from Reliability aware NoC router architecture using input channel buffer sharing | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/eb7b401379b12ff9366bb6d9d37e07884998aa79/4-Figure3-1.png)
Figure 4 from Reliability aware NoC router architecture using input channel buffer sharing | Semantic Scholar
![Figure 4 from Reliability aware NoC router architecture using input channel buffer sharing | Semantic Scholar Figure 4 from Reliability aware NoC router architecture using input channel buffer sharing | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/eb7b401379b12ff9366bb6d9d37e07884998aa79/3-Figure1-1.png)
Figure 4 from Reliability aware NoC router architecture using input channel buffer sharing | Semantic Scholar
Keynote Paper Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives
![Our heterogeneous NoC architecture. transmission of flits over a link... | Download Scientific Diagram Our heterogeneous NoC architecture. transmission of flits over a link... | Download Scientific Diagram](https://www.researchgate.net/publication/236961807/figure/fig3/AS:299417912528896@1448398201063/Our-heterogeneous-NoC-architecture-transmission-of-flits-over-a-link-11-Our-work.png)